От: D&R SoC NewsAlert [SoC-NewsAlert@design-reuse.com]
Отправлено: 23 ноября 2004 г. 13:00
Кому: Michael Dolinsky
Тема: D&R SoC News Alert - November 23, 2004
DR SoC News Alert
Design And ReuseDesign And ReuseDesign And Reuse
EETimes Network
November 23, 2004    


Michael,
Welcome to issue of November 23, 2004 of D&R SoC News Alert, our email update to provide you with the latest news and information in the System-On-Chip Community.

SPONSORED BY: eASIC, Corp.

  • NRE-free Structured ASIC
  • ASIC-like unit-cost, power and performance
  • FPGA-like ease of design (SRAM-LUT)
  • Flexible exchange between logic and distributed memory
  • No minimum volume required
  • Turnaround: < 2 weeks
  • Built-in clock tree, BIST, scan chain and power distribution
  • Easy post-fabrication debug - LUT reload
  • Variety of configurable I/Os
  • Embedded 8051 microcontroller

    Register to receive free budgetary quote and get access to design tools

  • Double Data Rate SDRAM Controller from Actel
    H.264/MPEG4-AVC HD/SD VHDL IP CABAC/CAVLC Bitstream Generator from ATEME
    POS-PHY Level 4 from Altera Corp.
    8-Bit 10MS/s Utility DAC from Cadence Design Systems
    64+ Polyphony Software MIDI Sound Synthesizer from Silansys Technologies
    Elliptic Curve Point Multiplier Core from Elliptic Semiconductor
    10-bit 100MHz 2.5V Pipeline ADC w/S&H on IBM 0.13um from Chipidea
    100dB, 24 bit, Sigma-Delta Stereo Audio DAC (fully digital solution) from Coreworks
    SAS Verification Component (eVC) from HDL Design House
    Use macrocells to automate analog/mixed-signal design
    Focus on results in system language debate
    Digital Power Control Highlights
    Analysis: Will ARM-Artisan merger be a defining moment?
    Chip makers debate clock frequency, architecture in apps processors
    ARM strategy strikes delicate balance with partners - Company expands beyond mobile processor
    IP/SOC PRODUCTS
    Lattice Announces Immediate Availability of DDR SDRAM Controller IP Core for LatticeECP and LatticeEC FPGA Families
    eInfochips Offers VeriSuite, One of the Industry's Most Comprehensive Verification Services Package and IP Library
    Imagination Technologies' PowerVR MBX Enables OpenGL ES for Linux
    Elliptic Semiconductor launches acceleration engine for elliptic curve cryptography (ECC)
    OCP-IP Announces the Release of Updated OCP SystemC Transactional Channel Models
    DEALS
    NVIDIA and Intel Sign Broad Cross-License and Chipset License Agreements
    CEVA Demonstrates Significant Asia-Pac Momentum With New Customer Wins At Top Asia Pacific Companies
    Sarnoff Licenses TakeCharge ESD Design Solution IP To Matsushita
    MIPS Announces Expansion of Architecture License with Broadcom
    BUSINESS
    Aware Sees Growth Opportunities as ADSL2+ Emerges: Announces StratiPHY2+ licensee
    Legal hurdles slow ARM-Artisan merger
    FINANCIAL RESULTS
    MOSAID Announces Second Quarter Results for Fiscal Year 2005
    LEGAL
    The Semiconductor Industry Association (SIA) Outlines steps for Improved Intellectual Property Protection In China
    PEOPLE
    NewLogic Appoints New Northern European Sales Representative for UK, Ireland and Nordic Countries
    EMBEDDED SYSTEMS
    MIPS Technologies' Highest-Performance 32-Bit Processor Core Families Supported by MontaVista Linux
    Agere Systems Drives Mass-Market Evolution for Enhanced- Feature Mobile Phones with New Advanced Multimedia Framework
    TMC to Port DMNA to Tensilica's Xtensa Processors for Video and Imaging Applications
    Esmertec and ARM Collaborate to Optimize Java Application Performance in Wireless and Embedded Devices
    Jungo Introduces the First Production-ready Software Solution Optimized for New Intel Voice/Wireless Network Gateway Reference Platform
    ARM Announces New Version Of RealView Developer Kit For Developers In China
    Express Logic Delivers ThreadX RTOS Support for Altera's Nios II Embedded Processor
    FOUNDRIES
    TSMC 0.18-Micron High-Voltage Technology Goes to Volume Production
    Tower Semiconductor Expands Foundry Solutions Portfolio with 0.16-Micron Optical Shrink
    Magma Delivers Design Enablement Kit for IBM-Chartered 90-Nanometer Process Platform
    FPGA/CPLD
    Altera Now Shipping World's Biggest FPGA
    Lattice Semiconductor Announces ispClock5600 Programmable, Zero-Delay Clock Generator Devices
    Xilinx Launches Wireless Base Station Initiative With Delivery OBSAI-Compliant Reference Design
    EDA
    CoWare Innovators Group (CING) Fosters Best Practices in Electronic System-Level Design
    IEEE takes first steps to standardize SystemC
    ZaiQ Technologies Ships SystemC Support
    OTHER
    ARM and Artisan Set Shareholder Meeting Dates and Commence Shareholder Mailings

    SPONSORED BY: TEMENTO SYSTEMS

    Temento Systems, innovative provider of test, debug and verify solutions for FPGA and Hardware Platforms now offer two Edition of its DiaLite On-Chip Instrumentation tool. The new HDL Fault Finder IP included into the Power Edge Edition allows accurate monitoring and display of logic events contained into your HDL code. Designers have now the possibility to insert Watchpoints and Breakpoints on the instruments and into the code, and make it run concurrently to the instrumentation.

    Click here to know more about Temento


    IP/SOC 2004
    Grenoble, France
    December 8-9, 2004


    D&R Silicon IP / SoC Catalog :
    The world's largest directory of Silicon IP (Intellectual Property), SoC Configurable Design Platforms and SOPC Products from 200 vendors

    D&R Software IP Catalog :
    A catalog of Hardware dependent Software (HdS) ranging from embedded OS to Communication Stacks and Application Software

    D&R Verification IP Catalog :
    Speed up your verification of protocol-centric designs by finding the specific Verification IP you need (already more than 100 products listed !!!)



    Search for Silicon IP

    Search for Verification IP

    Search for Software IP

    Find an Expert

    Industry Articles

    Latest News

    Tool Demos

    Free IP Cores


    DESIGN AND REUSE S.A.

    Corporate Headquarters:
    12 rue Ampere
    BP 267
    38 016 Grenoble Cedex 1
    FRANCE
    Tel: +33 476 21 31 02
    Fax: +33 476 49 00 52

    US office:
    5600 Mowry School Road
    Suite 180
    Newark, CA 94560
    USA
    Tel: +1 510 656 1445
    Fax: +1 510 656 0995


    REGISTER:
    If this newsletter was forwarded to you by a colleague, you can have it sent directly to you at no cost. To register for D&R SoC News Alert, go to: http://www.us.design-reuse.com/users/signup.php

    UPDATE YOUR PROFILE / UNSUBSCRIBE :
    You are subscribed as dolinsky@gsu.by and you receive this Alert once a week in html format.

    * If you wish to unsubscribe, you can do it there: http://www.us.design-reuse.com/users/alert.php?u=32546&e=dolinsky@gsu.by

    * If you need to change the e-mail address at which you receive this newsletter, you can do it there

    * If you need to update your user profile for receiving this letter on another time basis or in another format, you can do it there:
    http://www.us.design-reuse.com/users/alert.php?u=32546&e=dolinsky@gsu.by

    The SoC News Alert can be delivered :
    - Twice a week, once a week or once a month
    - In html or text format

    COMMENTS / SUGGESTIONS / QUESTIONS:
    Anything about the contents of this alert can be directed to : support@design-reuse.com

    PASS IT ON. . .
    Feel free to forward this newsletter to your colleagues.